level using NCF designed by FEM is critically necessary in order to confirm the current properties and improve the properties better than now. Therefore, a new evaluation method to complement FEM simulation is required for resin design and improvement of the package performance. Test element group (TEG) chips with piezo-resistive sensors are typically used for real measurement of the residual stress in a package. [14] Despite of several reports using the piezo-resistive sensors, the temperature dependence of the residual stress after FCB with a CUF and an NCF has not been reported yet.
In our previous works, it was demonstrated that the real evaluation of the residual stress in Si chip bonded on organic substrate with CUF and NCF could be performed successfully using Si test chip including piezo-resistive sensor. [15, 16] And the stress variation in a Si chip of 9 × 9 mm 2 size as a function of the distance from chip center to chip edge was measured just after the FCB process and at the elevated temperatures up to 120°C by step of 20°C.
The compressive stress was the highest in the center of the Si chip and decreasing far from the center toward the edge just after FCB. The compressive stress values alleviated generally in all measurement positions with increasing temperature. The stress using NCF was smaller than that of CUF, and the stress release of NCF was more effective. In the case of silicon interposer, the residual stress in a chip after FCB was almost zero regardless of T g of NCFs.
[17] Also, NCF showed the bigger stress release behavior in Si chip after FCB process comparing to CUF.
In this paper, we concentrated on the NCF with having different material properties such as T g , filler contents, modulus, and coefficient of thermal expansion (CTE) on the residual stress and the stress release. The residual stress of Si chip flip-chip bonded with NCF on an organic substrate and a Si interposer was evaluated for three kinds of NCFs having different material properties like as shown in Table 5 . And the residual stress and warpage variation with increasing temperature are measured up to 120°C and the relationship between them is discussed in details for the different NCFs. Higher T g of NCF is effective to lower residual stress approach. Figure 1 shows the configuration of the piezo-resistive sensor on the TEG chip (STAC-0101JY, WALTS Co., Ltd.) with a chip pad and bump structure as shown Fig. 1(a) .
Experimental Details
Each piezo-resistive sensor consists of two piezo-resistors in the X-and Y-directions, as shown Fig. 1(b) . The processinduced stress is determined by measuring the resistance change in the piezo-resistive sensor before and after the process. This TEG chip theoretically involves a margin of error from 1/100 to 1/10 because the stresses in the Xand Y-directions are larger than those in other directions;
however, the stress in other directions cannot be separated. [19] Each Si chip with 3 × 3 mm 2 size has two piezoresistive sensors located at the corner and center, as shown in Fig. 2(a) . The test chip used in this study is having 9 unit chip of 3 × 3 mm 2 size as shown in Fig. 2(b) . The evaluated piezo-resistive sensors are shown as from A to F in Fig. 2(b) . The chip thickness was 200 μm and 550 μm.
The pad pitch was 300 μm and the pad size was 100 × 100 vated temperature is calculated using measured parameters as shown Table 2 as follows. The stress in a TEG chip after FCB at an elevated temperature was calculated.
[16] Figure 5 shows the evaluation process flow with NCF.
The resistance change triggered by stress is so small that direct measurement of the piezo-resistive sensor may lead to a large error; therefore, measurement of the voltage is more accurate. A four-point measurement method is useful to precisely measure the piezo-resistance. The initial piezoresistance on the bare TEG chip is defined as R 0 , which was measured in a dark environment. The temperature during measurement was also controlled precisely by checking the temperature on the package using IR ther- an oven. The piezo-resistive sensor is very sensitive to temperature change. Therefore, the FCB package was held at temperature for 1.0 h to achieve the target temperature accurately, followed by piezo-resistance measurement. The detailed heating conditions for the piezo-resistance measurements are listed in Table 3 . The FCB package was connected to the probe with a wire cable using solder as shown in Fig. 6 (a) and placed in an oven, as shown in Fig. 6(b) .
The definitions of piezo-resistance for the various packages and conditions are listed in Table 4 . The material properties for NCF (A), NCF (B) and NCF (C) used in this study are summarized in Table 5 .
Results and Discussion
Measured residual stresses after FCB bonding of 550 μm thick Si chip on the organic substrate and the silicon interposer with three kinds of NCFs are shown in Fig. 10 and Fig. 11 , respectively. The temperature was varied from 30°C to 120°C by the step of 20°C. The compressive stress alleviated with increasing temperature regardless of NCFs.
The alleviative value of the compressive stress with higher Fig. 7 Results of residual stress using 550 μm thickness chip. 
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By heating the packages in oven, the residual stress showed nearly zero as the substrate was stress released with increasing of temperature close to the bonding temperature. Stress-free state was observed around 100°C and over the temperature, tensile stress was increasing especially at the chip edge. In this temperature range below 120°C, which is below the T g of every NCFs, the residual stress of chips surface could be treated approximately as a linear shape elastic body up to the stress-free temperature.
In the cases of Si interposer as shown in Fig. 11 , irrespective of temperature increasing, the residual stress remains close to zero. With increasing the temperature from 30°C
to 120°C, although NCF became softer, which did not induce any unexpected effect in the Si chip/Si interposer system. For the silicon interposer, effects of T g deference of NCF on the temperature variation of the residual stress were not observed. As the results of this work with same chip thickness and same substrate an approximate calculation of the residual Fig. 11 Temperature dependence of residual stress in the organic substrate using NCFs. 
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Conclusion
We applied TEG chips with piezo-resistors to the evaluation of stress distribution in a package caused by FCB with NCFs using organic substrate or silicon interposer.
The NCF with higher T g is lower compressive stress using the organic substrate. In the Silicon interposer, the compressive stress is very small regardless of distance from chip center and T g of NCFs and the chip thickness.
The warpage measured by moiré measurement method was in good agreement with the measured residual stress.
